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Abstract
BDAQ53 is a readout system and verification framework for hybrid pixel detector readout chips of the RD53
family. These chips are designed for the upgrade of the inner tracking detectors of the ATLAS and CMS
experiments. BDAQ53 is used in applications where versatility and rapid customization are required, such as
in lab testing environments, test beam campaigns, and permanent setups for quality control measurements.
It consists of custom and commercial hardware, a Python-based software framework, and FPGA firmware.
BDAQ53 is developed as open source software with both software and firmware being hosted in a public
repository.
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1. Introduction
Following the upgrade of the Large Hadron Col-
lider (LHC) to the High-Luminosity LHC (HL-
LHC), many detector systems of the LHC experi-
ments are upgraded to cope with the increased par-
ticle rates and fluences. ATLAS [1] and CMS [2] are
two experimental installations at the LHC, built to
record high-energy proton-proton collisions. Their
particle trackers will be replaced by new all-silicon
tracking detectors, which have been developed for
several years and are currently being intensively
tested and characterized [3, 4]. The innermost
parts of these tracking systems, the pixel detec-
tors, employ hybrid pixel detector technology where
the sensing element and the readout chip are sepa-
rate ASICs. The readout chip in particular faces
a remarkable task given the high-rate and high-
radiation environment of the HL-LHC.
Therefore, the readout chip for the pixel detec-
tors of both ATLAS and CMS is developed in a
collaborative effort by the RD53 Collaboration at
CERN [5]. The first large-scale prototype chip pro-
duced by this collaboration is called RD53A [6],
∗Corresponding author
while the first candidate for a production chip for
the upgraded ATLAS detector is named ITkPix-V1.
These novel readout chips come with many new
features, which demand new readout systems to in-
terface, test and characterize them and the assem-
bled hybrid pixel modules. This not only concerns
electronic tests of the ASICs, but also comprises in-
tensive characterizations of full-size pixel-detector
modules during laboratory tests with radioactive
sources as well as dedicated test beam campaigns.
The RD53-based pixel detector modules of AT-
LAS and CMS can likely be regarded as very promi-
nent pixel detector systems for years to come, with
use cases beyond their applications at the LHC.
Therefore the readout and test system presented
in this paper represents an important backbone
also for further developments of RD53-based hybrid
pixel detector systems beyond their primary usage.
2. BDAQ53 Readout System
BDAQ531 [7] is a versatile readout system and
verification framework for the family of readout
chips designed by the RD53 collaboration.
1BDAQ53 on CERN Gitlab:
https://gitlab.cern.ch/silab/bdaq53
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Since this new generation of readout chips uses
a new command interface and is capable of data
transfer at 5 Gbit/s, more than ten times faster
than its predecessors [8], a new readout system has
been developed to interface with these chips.
BDAQ53 constitutes the basis for communication
with the readout chip. Hardware interfaces are pro-
vided by the custom-designed, FPGA-based hard-
ware platform of BDAQ53, while the Python-based
software framework running on a connected PC en-
ables granular control, calibration and data taking.
Common use cases of BDAQ53 include tabletop
lab measurements like chip or sensor characteriza-
tion, test beam campaigns, as well as stationary se-
tups for example for wafer probing and module pro-
duction tests. BDAQ53 aims to stay as lightweight
and versatile as possible.
3. Hardware
Figure 1: BDAQ53 base board (left) with Mercury+ KX2
daughter board, connected to an RD53A Single Chip Card
(right) via DisplayPort.
Figure 1 shows the custom base-board that was
designed to accommodate a commercially available
FPGA daughter board and provide hardware in-
terfaces to the device under test (DUT), the read-
out PC, and optional periphery. The base board
also includes programmable clock generator chips,
signal level translators and a multiplexed analog
front-end for temperature measurements. The 4-
layer PCB features impedance controlled differen-
tial lines and ESD-protection diodes close to the
DisplayPort connectors.
The Mercury+ KX2 [9] module was chosen as
FPGA daughter board for BDAQ53, since it is a
commercial product with long-term availability. It
houses a Xilinx Kintex7 FPGA and additionally
contains several voltage regulators, which provide
enough current to power the FPGA as well as the
active baseboard components of BDAQ53.
The KX2 module provides access to 8 high speed
transceiver channels of the FPGA, which are used
for communication with the DUT via the Xilinx
Aurora [10] protocol. Four receiver channels are
grouped into one multi-lane DisplayPort, while 3
single-lane ports are each routed to a single receiver.
The remaining transceiver is connected to an SFP+
slot on the base board and can be used as a high-
speed data interface to the DAQ PC, which sup-
ports data rates of up to 10 Gbit/s.
Apart from the custom-designed PCB, BDAQ53
also supports other hardware platforms, for exam-
ple the commercially available Xilinx KC705 devel-
opment board.
Firmware
The firmware for BDAQ53 is written in Ver-
ilog and a functional block diagram is shown in
Fig. 2. Due to the separation of the core firmware
components and the input/output blocks, the core
firmware can be integrated into a simulation test-
bench, as described in section 5. The core firmware
contains the functional elements necessary for ba-
sic operation. It does not include the main system
clock PLL and the Ethernet interface, which are
handled by the respective I/O module. This modu-
larity also simplifies portability to different FPGA
types or readout boards.
Figure 2: Functional firmware and DAQ hardware blocks.
Main data flow depicted with red and control flow with blue
arrows, respectively.
Common firmware modules like FIFO buffers, a
trigger- and a Time to Digital Converter (TDC)
module are instantiated from the basil frame-
work [11], while the RD53-specific command en-
coder and the Aurora receiver are part of BDAQ53.
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The firmware modules are connected to a shared in-
ternal control bus, which is also provided by basil.
A script controls the firmware build process, since
every base board and configuration variant requires
a different set of parameters. A list covering the
supported combinations is included in the script.
During the synthesis process, these parameters de-
termine if certain firmware features are included in
the resulting firmware or how many entities of spe-
cific blocks are instantiated.
Interface to Software
Two independent communication channels are
used to transfer data between the readout system
and the PC, sharing the same Ethernet interface
and IP address, but using different protocols. User
Datagram Protocol (UDP) is used to access the
basil bus and configure and control the firmware
modules. Data words from the Aurora receivers
and additional modules are tagged with a data
type header, before being merged into a common
FIFO buffer and sent to the DAQ PC via Transmis-
sion Control Protocol (TCP). Each Aurora word
is tagged with a channel ID to identify the data
source, i.e., the DUT connected to the particular
receiver. This architecture enables full control over
raw data words, interpretation and event building
in software, which is necessary to evaluate the data
format and detect transmission errors.
4. Software Framework
basil
Drivers for FPGA
firmware modules
and lab appliances
cmd_rd53
RD53A DUT
driver
AuroraRX
General Aurora
receiver
BDAQ53
Readout object
controlling the DAQ
hardware
RD53A
Specific chip object
ChipBase
General definition of
a chip
Register
General register of
arbitrary size
RegisterObject
Object combining all
registers of a chip
RD53ACalibration
Holds calibration
values and methods
e.g. for conversions
RD53AMaskObject
Specific Masks for
RD53A
MaskObject
Basic definition of
masks
FifoReadout
Object for
communication
with data FIFO
in FPGA
ScanBase
Base class for all
scans and
measurements
Scans (e.g.
AnalogScan)
Scans and
measurements to be
called by the user.
Perform specific
measurements on the
chip using the chip-
and DAQ objects
Periphery
Handling of
peripheral devices
(e.g. power supplies)
RD53AAnalysis
Raw data
interpretation and
advanced data
analysis
Plotting
Uniform generation of
plots
Generalization
Composition
Association
Figure 3: Class diagram of BDAQ53. The most important
classes are shown in red, base classes are shown in white.
The basil framework shown in purple provides several generic
base classes for hardware interfaces.
The Python-based software framework of
BDAQ53 is developed with modularity and rapid
development in mind. Figure 3 shows the overall
software scheme, which illustrates how the different
classes interact with each other. The software
consists of a chip class that is specific to the
DUT, for example RD53A. This class handles all
the communication with the chip, chip-specific
commands, default configuration settings and
calibration constants.
A separate class for the readout system, called
bdaq53 handles functions and commands that are
specific to the readout hardware. It also accommo-
dates functions which might be specific to the used
hardware platform. Since chip communication is
routed via the readout system hardware, the chip
class accesses a subset of methods of the readout
system class.
The last essential part of the software is the scan
or measurement scripts. These scripts exclusively
contain the algorithm of a specific scan which is
independent of the chip type and hardware plat-
form. Scan scripts inherit most methods from a
base class called scan base, which incorporates all
necessary steps to perform a scan on a chip. These
basic steps are structured into an initialization and
configure step, which ensure that communication
is established and the chip is configured correctly.
After these first steps, the algorithm defined in the
scan script is executed and in the end, an optional
analyze step can be implemented to process and
visualize the data, as shown in section 4.
In addition, more classes are implemented for
handling of specific optional tasks. For example,
the firmware manager class can be used to auto-
matically download and flash the latest firmware
to the FPGA before a scan is executed, which can
be very useful for automated tasks. Another addi-
tional class is called periphery and is used to handle
and control peripheral devices like power supplies.
This way it can be ensured that the chip is cor-
rectly powered on, or even power cycled before a
scan starts. Both features are necessary for unat-
tended and automated testing, which is a require-
ment for testing large batches of chips for tasks like
quality control during mass production.
Data Handling and Analysis
Once the readout thread in the software is
started, the raw data words received from the
FPGA via the Ethernet interface are written to disk
in HDF5 format, a data format for efficient storage
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of large amounts of scientific data [12]. This allows
the meta data of a scan, for example a readout block
ID, timestamps, chip configuration and more, to be
stored together with the raw data in a single file. In
normal operation, all interpretation of the data is
handled offline by an analysis class, after the scan
is finished. The analysis is executed by the scan
script subsequent to the scan, but can also be in-
voked manually any time after the scan without the
need for any hardware being connected to the PC,
as long as the raw data file is available. A class for
online analysis of data is optionally available, which
can be used in tuning routines to react to results
of a previous iteration. The offline analysis rou-
tine creates another HDF5 file for the interpreted
data including recorded hits with pixel coordinates,
timestamp and Time-over-Threshold (ToT) values.
Furthermore, different histograms are already cre-
ated and stored in the interpreted-data file, to al-
low for fast and easy graphical representation of the
data.
In addition, every scan outputs a configuration
file and, if applicable, a mask file, which can be
used to rerun the scan with the exact same settings
as before.
Data Visualization
In the analysis process, a PDF file is created that
contains a relevant set of plots depending on the
type of scan. The first page of this document sum-
marizes the type of scan that was performed, the
chip’s serial number, the time of execution, all ana-
log chip and DAQ settings necessary to reproduce
the scan, as well as the software version of BDAQ53
that was used to generate the data file. Further-
more, a histogram is created showing a categorized
number of errors, which can be helpful for DAQ or
chip fault diagnostics. In addition, a set of relevant
plots visualizing the data of the scan is produced.
These can include timing related plots such as the
distribution of relative hit timings, threshold or hit
values of individual pixels, which are shown as an x-
y hitmap with the information in question coded via
the color scale as well as two- or three-dimensional
histograms of many other variables.
Figure 4 shows two exemplary plots created by
BDAQ53. Figure 4a shows the result of a self-
trigger scan performed during a test beam cam-
paign at the CERN SPS2. Triggers are only ac-
cepted by specific pixels defined by the RD53A logo.
2Super Proton Synchrotron
(a) Hitmap of a BDAQ53 self-trigger scan in a par-
ticle beam. The image was generated by running an
RD53A assembly in self-trigger mode, accepting only
triggers in the shape of the RD53A logo.
(b) Threshold distribution after tuning a full RD53A
chip to a threshold of 2000 e−. The color scale shows
the TDAC distribution within the indiviual bins.
Figure 4: Example plots from different BDAQ53 scans of a
RD53A single chip assembly.
Hits in these pixels generate triggers, that initiate
a readout of all hit pixels. This results in the ac-
tual beam profile being shown in the shape of the
logo that is used for masking other pixels. Figure
4b shows one of the plots generated by a thresh-
old scan that was performed after tuning all three
analog front-ends of an RD53A chip individually
to a threshold of 2000 e−. It shows a histogram of
the local threshold distribution of all enabled pixels
measured by injections generated by the chip. Ad-
ditionally, the color scale shows the distribution of
local threshold DAC values within each bin of the
histogram.
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5. Simulation Environment
Test-driven development is a widely used process
in software development to improve productivity,
as it shifts the effort of trouble-shooting to the de-
velopment of reusable tests.
Verilog
code
Chip
RTL model
Tests
FPGA firmware core
HDL simulator
Direct chip
stimulus
BDAQ53
drivers
Testbench environment
Device Under Test
Cocotb
Figure 5: Simulation environment, based on an HDL simu-
lator and a Cocotb interface layer to connect to test routines
written in Python.
This method is easy to implement for projects
written in a single language, but requires addi-
tional effort in more complex scenarios. For ex-
ample, a realistic BDAQ53 use case scenario con-
sists at least of the Python software, the Verilog
FPGA firmware and the System Verilog models of
the RD53 chip’s digital logic. These generally in-
compatible languages are operated together by us-
ing a co-simulation framework like Cocotb [13]. Co-
cotb acts as an interface between the tests writ-
ten in Python and a Verilog simulator which runs
the firmware and chip model, replacing the physical
Ethernet interface and chip of an actual setup. A
schematic overview of this environment is shown in
Fig. 5.
The main benefit of this technique is the ability to
create a realistic simulation scenario, which can be
used to verify both the readout system as well as the
chip model. Additionally, it enables DAQ develop-
ment based on simulation, before the chip is phys-
ically available. For RD53A, this meant that basic
configuration routines and injection tests could be
developed and tested already during the chip devel-
opment and production phase. Issues in the RD53A
digital design related to the Aurora communication,
could be identified and fixed prior to chip submis-
sion and the DAQ system was able to take first data
from RD53A only a few hours after the first sample
was available.
As part of the continuous integration, automated
functionality tests of all software modules are inte-
grated into the BDAQ53 software deployment pro-
cess. These tests are started automatically after
every change or addition to the repository and pass-
ing certain tests is mandatory for merging new
code into the main branches. Apart from purely
software-based tests evaluating for example the in-
terpretation of given raw data files or the integrity
of generated commands, all scans and modules are
also tested against a full simulation of the chip’s
digital logic. More test suites cover running the
software on a dedicated machine with a connected
chip, as well as the integration with other frame-
works such as EUDAQ [14]. This procedure ensures
high availability and operational readiness.
6. Particular Features
The following paragraphs highlight some distinc-
tive features of BDAQ53 that qualify the readout
system for use in chip or sensor characterization
tasks, quality assurance and control and operation
in lab or test beam environments.
HitOr Triggering
Self-triggered operation is a nice and simple way
to characterize assemblies with external particle
sources without the need for an external trigger-
ing mechanism. Since RD53A does not provide this
functionality on-chip, BDAQ53 is able to generate
triggers from the chip’s HitOr output, thus enabling
effective self-triggered operation of RD53A-based
assemblies.
Multi-Chip Readout
Multi-Chip readout refers to the ability to con-
nect up to four chips to a single BDAQ53 board
at the same time. With an additional multiplexer
card, up to four quad-chip assemblies, consisting of
4 readout chips each, can be connected to BDAQ53
for automatic testing. In case of external or self-
trigger scans, all four chips are read out in parallel
to enable for instance measurements with radioac-
tive sources or in test beams with substantial time
savings.
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TDC method
With the TDC method [15], the width of the
pulses on the HitOr line of the DUT is sampled by
the FPGA of the readout system with a 640 MHz
clock. This allows for much finer sampling of the hit
pulses than is possible using the built-in 5-bit ToT
mechanism, providing a higher resolution charge
and hence energy measurement. High-resolution
energy measurements are essential for charge cal-
ibration and profound characterization of passive
sensors using an RD53 readout chip. Information
achieved with this method was used to character-
ize and calibrate the charge injection circuit of the
RD53A readout chip.
7. Use Cases
Typical use cases for BDAQ53 include test beam
campaigns, where beam time is scarce and expen-
sive and as little time as possible should be ded-
icated to setting up and configuring the readout
system. On the other hand, versatility and easy
integration of peripheral devices are features which
help with the development of stationary setups, for
example for testing readout chips on wafer level on
a probe station or for defined quality control mea-
surements.
Test Beams
Several successful test beam campaigns have been
conducted using BDAQ53 at multiple facilities in-
cluding the CERN SPS and DESY. A first cam-
paign took place in May 2018, shortly after first
assemblies based on RD53A were available. This
campaign was dedicated to testing and optimiz-
ing all features necessary for operating RD53A
in beam together with a beam telescope such
as ACONITE [16]. BDAQ53 is fully compatible
and regularly used with the EUDAQ DAQ frame-
work [14].
Multiple test beam campaigns in the light of the
ATLAS and CMS HL-LHC upgrades have been
conducted successfully using BDAQ53, enabling
valuable characterization results of different sensor
prototypes [17, 18].
Wafer Probing
The first step in module mass production for up-
coming detector upgrades is chip testing on wafer
level. To enable these chip tests, a wafer probing
setup has been developed at the University of Bonn,
using basil to control peripheral devices such as
power supplies and the probe station itself, as well
as BDAQ53 for communication with and testing of
the RD53A chips. This setup was also duplicated
and is now used at multiple sites for distributed
mass testing.
Module Quality Control
In preparation for mass production of modules
for the upgrade of the ATLAS Inner Tracker, a test
setup based on BDAQ53 is being developed and will
be used for mass testing modules after assembly. In
this important step for quality control, assembled
modules are tested with regard to their performance
by following a specified testing routine under well-
defined environmental conditions.
8. Conclusion
BDAQ53 is a versatile and lightweight readout
system for RD53-like front-end chips for hybrid sil-
icon pixel detectors. It has matured over the course
of two years characterizing and evaluating RD53A,
the first large scale prototype readout chip of the
RD53 collaboration. Future variants of this chip,
like the ATLAS ITkPix-V1, will be supported as
well and the simulation environment of BDAQ53 is
already used to aid in chip design.
The system is based on a commercial FPGA
daughter board on a custom PCB or fully com-
mercial PCBs and includes Verilog firmware and
a Python-based software framework. It fea-
tures simultaneous readout of multiple chips, self-
triggering for RD53A and advanced features like en-
ergy measurements with increased resolution based
on the TDC method.
It has been successfully used in multiple test
beam campaigns at different facilities and is con-
tinuously used in stationary setups for testing and
quality control.
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